ATTENTION: The software behind KU ScholarWorks is being upgraded to a new version. Starting July 15th, users will not be able to log in to the system, add items, nor make any changes until the new version is in place at the end of July. Searching for articles and opening files will continue to work while the system is being updated.
If you have any questions, please contact Marianne Reed at mreed@ku.edu .
A Hardware Implementation of a Coherent SOQPSK-TG Demodulator for FEC Applications
dc.contributor.advisor | Perrins, Erik | |
dc.contributor.author | Rea Zanabria, Gino | |
dc.date.accessioned | 2011-06-21T16:35:34Z | |
dc.date.available | 2011-06-21T16:35:34Z | |
dc.date.issued | 2011-03-31 | |
dc.date.submitted | 2011 | |
dc.identifier.other | http://dissertations.umi.com/ku:11339 | |
dc.identifier.uri | http://hdl.handle.net/1808/7644 | |
dc.description.abstract | This thesis presents a hardware design of a coherent demodulator for shaped offset quadrature phase shift keying, telemetry group version (SOQPSK-TG) for use in forward error correction (FEC) applications. Implementation details for data sequence detection, symbol timing synchronization, carrier phase synchronization, and block recovery are described. This decision-directed demodulator is based on maximum likelihood principles, and is efficiently implemented by the soft output Viterbi algorithm (SOVA). The design is intended for use in a field-programmable gate array (FPGA). Simulation results of the demodulator's performance in the additive white Gaussian noise channel are compared with a Matlab reference model that is known to be correct. In addition, hardware-specific parameters are presented. Finally, suggestions for future work and improvements are discussed. | |
dc.format.extent | 116 pages | |
dc.language.iso | en | |
dc.publisher | University of Kansas | |
dc.rights | This item is protected by copyright and unless otherwise specified the copyright of this thesis/dissertation is held by the author. | |
dc.subject | Electrical engineering | |
dc.subject | Demodulator | |
dc.subject | Fec | |
dc.subject | Fpga | |
dc.subject | Hardware | |
dc.subject | Implementation | |
dc.subject | Soqpsk-tg | |
dc.title | A Hardware Implementation of a Coherent SOQPSK-TG Demodulator for FEC Applications | |
dc.type | Thesis | |
dc.contributor.cmtemember | Blunt, Shannon | |
dc.contributor.cmtemember | Gill, Andrew | |
dc.thesis.degreeDiscipline | Electrical Engineering & Computer Science | |
dc.thesis.degreeLevel | M.S. | |
kusw.oastatus | na | |
kusw.oapolicy | This item does not meet KU Open Access policy criteria. | |
kusw.bibid | 7642815 | |
dc.rights.accessrights | openAccess |
Files in this item
This item appears in the following Collection(s)
-
Engineering Dissertations and Theses [1055]
-
Theses [4088]