Loading...
A Hardware Implementation of a Coherent SOQPSK-TG Demodulator for FEC Applications
Rea Zanabria, Gino
Rea Zanabria, Gino
Citations
Altmetric:
Abstract
This thesis presents a hardware design of a coherent demodulator for shaped offset quadrature phase shift keying, telemetry group version (SOQPSK-TG) for use in forward error correction (FEC) applications. Implementation details for data sequence detection, symbol timing synchronization, carrier phase synchronization, and block recovery are described. This decision-directed demodulator is based on maximum likelihood principles, and is efficiently implemented by the soft output Viterbi algorithm (SOVA). The design is intended for use in a field-programmable gate array (FPGA). Simulation results of the demodulator's performance in the additive white Gaussian noise channel are compared with a Matlab reference model that is known to be correct. In addition, hardware-specific parameters are presented. Finally, suggestions for future work and improvements are discussed.
Description
Date
2011-03-31
Journal Title
Journal ISSN
Volume Title
Publisher
University of Kansas
Collections
Archive Status
This item contains archived web content.
Files
Research Projects
Organizational Units
Journal Issue
Keywords
Electrical engineering, Demodulator, Fec, Fpga, Hardware, Implementation, Soqpsk-tg